Introduction
Nanomagnetic logic device (NMLD) shows great potential for replacing transistor-based CMOS (Comple-mentary Metal Oxide Semiconductor) technology, thanks to its inherent nonvolatility, high radiation resistance, and low power consumption. NMLDs usually compose of elongated nanomagnets [1] . The elongated nanomagnet is bistable along the long axis (low energy state), which can then be associated with binary logic "1" (magnetization pointing up) and "0" (magnetization pointing down). Magnetizaion along the short axis (high energy state) is associated with "NULL" (magnetization pointing left or right) [2] .
Imre et al. proposed a majority logic gate composed of five nanomagnets, making NML possible [3] . However, this logic gate has a high error rate and it is difficult to accurately transmit the correct logic signal. Niemier et al. proposed a dual input AND/OR logic gate using a nanomagnet with slanted edge, increasing the efficiency and accuracy of NML [4] . However, the nanomagnets of this structure are asymmetrical in shape and have three disadvantages: 1) This type of nanomagnet requires a larger size, thus increasing the NML space and introducing clock errors of the C-shape and eddy current that are easily occur in large-sized nanomagnets [5] [6] [7] . 2) Complex calculations caused by the irregular shape are inevitable. 3) More importantly, the irregular shape of nanomagnet increases the requirements of fabrication process.
In NML, additional clock control is required to prevent the nanomagnets from spontaneous flipping caused by the thermal fluctuations, thus increasing the energy consumption [8] [9] . Flipping nanomagnets by magnetoelastic coupling between nanomagnets and voltage-controlled multiferroic materials has the lowest energy consumption compared with other clock solutions [10] [11] [12] [13] . However, stress regulation requires the electrodes to be arranged in the long axis direction of the nanomagnet, and thus is not suitable for ferromagnetic transmission. In this letter, the stress electrodes are placed at an angle of 5° to the long axis of the output nanomagnet. The two input nanomagnets and the output nanomagnet are antiferromagnetic, and a dual input NAND/NOR logic gate is established. Due to the use of stress clock, this design consumes only one-tenth the energy of general designs clocked by spintronics.
Preferred magnetization of clock-tilted nanomagent
Clock-tilted nanomagnet has a preferred magnetization. As shown in Fig. 1a , the long axis and short axis of the nanomagnet rotate from the x axis (clock direction) and y axis to the x' axis and y' axis, respectively. If the long axis makes an angle β with the direction of the stress electrodes, the included angles between long axis and the clock will be a larger one (90°+β) and a smaller one (90°-β). When driven by no other energy, the nanomagnet will flip toward the smaller angle after the stress is released. This is because the nanomagnet has higher anisotropy along the clock than that along the long axis, and will spontaneously flip to the shape anisotropy potential well of the long axis. However, in the course of flipping toward the larger angle (90°+β), it is necessary to cross the shape anisotropy barrier of the hard axis. As a consequence, the nanomagnet tends to flip toward the smaller angle (90°-β) without the need of crossing the shape anisotropy barrier of the hard axis. As shown in Fig. 1b , for a nanomagnet with a tilt angle β=5°, the demagnetization energy is calculated by OOMMF (Object Oriented Micromagnetic Framework) software [14] , as a function of magnetization angle (in-plane) φ. For the parameters, we have assumed a mesh size of 2 nm×2 nm×2 nm, magnet dimensions of 50 nm×100 nm×20 nm, saturation magnetization of 800 kA/m, Gilbert damping constant of 0.5, and zero magneto-crystalline anisotropy. The high aspect ratio (2:1) and the small tilt angle (β=5°) of the nanomagnet are set to eliminate the C-shaped and eddy current clock errors. As shown in the inset, the demagnetization energy curve of the tilted nanomagnet is shifted 5° to the left, where logic "1" and "0" correspond to 85° and 265°, respectively, while "NULL" (high energy state) states correspond to 175° and 355°. If the initial clock of the nanomagnet is pointing right (0 or 360°), after the stress is released, the tilted nanomagnet will flip counterclockwise to the side that is at a smaller angle to the long axis, which is the +y' direction (85°). This is because the nanomagnet needs to cross the right shape anisotropy barrier of the hard axis (see the purple box shown in Fig. 1b) when turning clockwise to the -y' direction (265°), whereas when turning counterclockwise, it is not necessary to cross the barrier. Thus the nanomagnet will flip counterclockwise to the +y' direction, yielding logic "1". Fig. 1c gives the OOMMF simulations of the preferred magnetization of the nanomagnet with initial clock pointing left or right. As shown in the inset, if the initial state is pointing left, the tilted nanomagnet will rotate counterclockwise to logic "0", whereas if the initial state is pointing right, it will rotate counterclockwise to logic "1". Fig. 2 presents the voltage-controlled multiferroic heterostructure, where the piezoelectric (PE) layer material is PMN-PT (thickness of 40 nm) and the magnetic layer material is Terfenol-D. Based on the preferred magnetization of clock-tilted nanomagnet, a design of dual-input NAND/NOR magnetic logic gates is proposed. As shown in Fig. 2 , this design composes of two input nanomagnets A and B, as well as one output nanomagnet Out (clinched 5° clockwise to the electrodes), interacting via anti-ferromagnetic coupling. The magnetization direction of the magnet Out is influenced by the anti-ferromagnetic coupling of the input magnets A and B as well as its own preferred magnetization. A stress of 100 MPa (0.2V) is applied to the magnet Out for 1.5 ns as shown in Fig. 3 . The magnetization of magnet Out will be pointing left or right, depending on the state before the stress is applied. If the initial state is pointing right, the nanomagnet Out tends to flip to logic "1", so when the input magnets A and B are "00", "01" or "10", the output magnet rotates counterclockwise to logic "1", whereas when inputs A and B are both "1", the output magnet rotates clockwise to logic "0", yielding NAND logic. If the initial state is pointing left, the nanomagnet Out tends to flip to logic "0". As a consequence, when the inputs A and B are "01", "11" or "10", the output magnet rotates counterclockwise to logic "0", whereas when the inputs A and B are both "0", the output magnet rotates clockwise to logic "1", thereby yielding NOR logic. The simulation results of our design of NAND/NOR logic gate calculated by OOMMF are shown in the inset. The parameters are set as follows: space size=200 nm×100 nm×20 nm, mesh size=2 nm×2 nm×2 nm. saturation magnetization=800 kA/m, exchange constant=9 × 10 -12 J/m ,Gilbert damping constant=0.5, separation between the centres of nanomagnets=60 nm, and magnetocrystalline anisotropy constant=0. Compared with existing designs, our design has three advantages: 1) Our design allows high aspect ratio (2:1) nanomagnets to be used, as a consequence of which, less C-shaped and eddy current clock errors will occur. 2), Regular-shaped nanomagnet reduces the requirements of fabrication process; 3) Due to the use of stress clock, this design consumes only one-tenth the energy of general design using a spintronics clock.
NAND and NOR logic gates clocked by stress

Summary
A design of NAND/NOR magnetic logic gate is proposed clocked by stress. The correctness of the gates is verified by the OOMMF software. This scheme can provide a more reliable and energy saving basic logic unit for NML design.
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